Optimization of Lattice QCD codes for the AMD Opteron processor

نویسنده

  • Miho Koma
چکیده

Lattice QCD is a powerful method to study Quantum chromodynamics (QCD) in a nonperturbative way. In lattice QCD, a path integral is directly evaluated on a discrete space-time lattice by means of the Monte Carlo method. As computer technology advances PC clusters can also be used for lattice QCD simulations as well as a number of commercial supercomputers. Since lattice QCD simulations demand huge computer power, it is very important to optimize the simulation codes so as to exploit the full potential of the processor. Thus we optimize the hot spots of the codes such as the operation of a Dirac operator to a spinor (referred as Qφ hereafter) and linear algebra of spinors, e.g.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Characterizing Compiler Performance for the AMD Opteron Processor on a Parallel Platform

Application performance on a high performance, parallel platform depends on a variety of factors, the most important being the performance of the high speed interconnect and the compute node processor. The performance of the compute processor depends on how well the compiler optimizes for a given processor architecture, and how well it optimizes the applications source code. An analysis of uni-...

متن کامل

Benchmarking CMSSW on Intel and AMD single-core, dual- core and quad-core systems

We have benchmarked dual-processor quad-core AMD Opteron 2350 and 2356, dual-processor quad-core Intel Xeon E5345, single processor quad-core Intel Xeon X5472, dual-processor dual-core AMD Opteron 2214, dual-processor single-core Intel Xeon EM64T and single-processor single-core Intel Xeon EM64T systems using a CMSSW event simulation and reconstruction application. The results are presented in ...

متن کامل

Study the Task completion Time of the Benchmarks @1GHz, 2GHz and 3GHz Processors

The AMD Opteron series processor are having 64-bit operating environment. The highperformance computing (HPC) community has helped processor manufacturers to implement a high performance and low cost processor with reduced instruction set (RISC) like. This paper explains the variation of task completion time with respect to different benchmarks in SPEC CPU INT 2006 benchmark suite using AMD Opt...

متن کامل

Optimization of a lattice Boltzmann computation on state-of-the-art multicore platforms

We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of search-based performance optimizations, popular in linear algebra and FFT libraries, to application-specific computational kernels. Our work applies this strategy to a lattice Boltzmann application (LBMHD) that historically has made poor use of scalar m...

متن کامل

On the Single Processor Performance of Simple Lattice Boltzmann Kernels

This report presents a comprehensive survey of the effect of different data layouts on the single processor performance characteristics for the lattice Boltzmann method both for commodity “off-the-shelf” (COTS) architectures and tailored HPC systems, such as vector computers. We cover modern 64-bit processors ranging from IA32 compatible (Intel Xeon/Nocona, AMD Opteron), superscalar RISC (IBM P...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005